About Time: On the Challenges of Temporal Guarantees in Untrusted Environments

<u>Fritz Alder</u>, Gianluca Scopelliti, Jo Van Bulck, Jan Tobias Mühlberg SysTEX, May 08, 2023 – *or is it*?

☆ imec-DistriNet, KU Leuven





Trusted Execution Environments: Enclave calls



Trusted Execution Environments: Enclave calls





















Problem: Enclaves need help with time!





Problem: Enclaves need help with time!



- Uses of time are common:
 - Certificate validity check
 - Rate limiting
 - Time-based policies, resource counting, DRM, ...
- Enclaves have no direct access to a clock
- \rightarrow Time comes from or passes through the untrusted environment

 T_0 : No guarantees on time





 T_0 : No guarantees on time





 T_0 : No guarantees on time





 T_1 : Time monotonically advances





 T_1 : Time monotonically advances









 T_2 : Time moves at constant pace





 T_3 : Time is read with known delay





 T_4 : use of time is atomic







What time level do use cases require?

Rate Limiting: T₂



Certificate Validity: T₄



Intel SGX

Intel SGX — On Windows

4.6 Trusted Time Service Architecture

As discussed in Section 3.2, for trusted time service, the PSE uses the CSME Protected Real-Time Clock (PRTC) based timer, and provides a timer source epoch to allow application enclaves to detect timer discontinuity. A high-level view of the architecture for the trusted time service is shown in Figure 7.



Figure 7 High-level Architecture for Trusted Time Service

 T_1 No rollback T_2 Consistent frequency T_3 Known delay T_4 Interrupt prevention

- Monotonic counter but can be delayed
- \rightarrow T₂

Source: Trusted Time and Monotonic Counters with Intel Software Guard Extensions Platform

 \rightarrow T₁

RDTSC and RDTSCP are legal inside an enclave for processors that support SGX2 (subject to the value of CR4.TSD). For processors which support SGX1 but not SGX2, RDTSC and RDTSCP will cause #UD.

RDTSC and RDTSCP instructions may cause a VM exit when inside an enclave.

Software developers must take into account that the RDTSC/RDTSCP results are not immune to influences by other software, e.g., the TSC can be manipulated by software outside the enclave.

- RDTSC can be trapped by the adversary
- Arbitrary modifications are undetectable for the enclave
- T₁ No rollback T₂ Consistent frequency T₃ Known delay T₄ Interrupt prevention

Intel SGX — In the future

CHAPTER 8 ASYNCHRONOUS ENCLAVE EXIT NOTIFY AND THE EDECCSSA USER LEAF FUNCTION

8.1 INTRODUCTION

Asynchronous Enclave Exit Notify (AEX-Notify) is an extension to Intel[®] SGX that allows Intel SGX enclaves to be notified after an asynchronous enclave exit (AEX) has occurred. EDECCSSA is a new Intel SGX user leaf function

- AEX-Notify will make an enclave aware when it was interrupted
- If never interrupted, the enclave can rely on RDTSC
- \rightarrow T₄ (If uninterruptability is feasible for deployment)

Source: Intel Architecture Instruction Set Extensions and Future Features v47

 T_1 No rollback T_2 Consistent frequency T_3 Known delay T_4 Interrupt prevention

SDK	OE	EDP	Gramine	LKL	Occlum	Mystikos	Ego	Enarx
$-/T_2$	T ₀ *	T ₀	T_1	T_1	T ₀ *	T ₀	T_1	T ₀

Other Trusted Hardware Platforms / TEEs

Trusted Platform Module (TPM) – 2 timers: Clock and Time

36 Timing Components

36.1 Introduction

The TPM has timing components for use in time-stamping of attestations and for gating policy

Time is a free-running hardware value that is not under software control. *Time* advances when the *Time* circuit is powered and is reset to zero when power to the *Time* hardware is lost.

NOTE 1 Typically, the *Time* hardware will be powered down when the rest of the TPM is powered down.

Clock is a value that is derived from *Time* and advances as *Time* advances. *Clock* may be advanced in order to bring it into alignment with real time. However, *Clock* may not be set back except by installing a new owner.

Source: Trusted Platform Module Library Part 1: Architecture. Level 00 Revision 01.59. Section 36.

Trusted Platform Module (TPM) – 2 timers: Clock and Time

The value of *Clock* may be set forward by external software (TPM2_ClockSet()) to compensate for power interruptions or clock slew, but, except for changes in ownership (TPM2_Clear()), the TPM will not allow external software to set *Clock* backward.

The value of *Clock* may be advanced by TPM2_ClockSet() using either platform or owner authorization.

NOTE The value of *Clock* may not be advanced beyond FF FF 00 00 00 00 00 00₁₆. This restriction prevents any possibility of *Clock* rolling over during its lifetime and simplifies use of *Clock* in policies.

- *Clock* advances monotonically
- Can be advanced by the attacker
- \rightarrow T_1

Source: Trusted Platform Module Library Part 1: Architecture. Level 00 Revision 01.59. Section 36.

T_1 No rollback

T₂ Consistent frequency

 T_3 Known delay

T₄ Interrupt prevention

Trusted Platform Module (TPM) – 2 timers: Clock and Time

36.2 Time

Time is a 64-bit value that contains the time in milliseconds that the circuit providing *Time* has been powered.

NOTE Depending on the frequency of the TPM oscillator and the setting of the frequency divisor (TPM2_ClockRateAdjust()), the rate at which *Time* advances may be in error by as much as 32.5%.

Time is unaffected by TPM2_ClockSet().

- *Time* advances monotonically
- *Time* cannot be influenced by the attacker (±32.5% freq.)
- Use is atomic within the TPM
- $\rightarrow T_4$

Source: Trusted Platform Module Library Part 1: Architecture. Level 00 Revision 01.59. Section 36.

T₁ No rollback
T₂ Consistent frequency
T₃ Known delay
T₄ Interrupt prevention

Intel TDX

18.17.3 Time-Stamp Counter Adjustment

Software can modify the value of the time-stamp counter (TSC) of a logical processor by using the WRMSR instruction to write to the IA32_TIME_STAMP_COUNTER MSR (address 10H). Because such a write applies only to that logical processor, software seeking to synchronize the TSC values of multiple logical processors must perform these writes on each logical processor. It may be difficult for software to do this in a way that ensures that all logical processors will have the same value for the TSC at a given point in time.

The synchronization of TSC adjustment can be simplified by using the 64-bit IA32_TSC_ADJUST MSR (address 3BH). Like the IA32_TIME_STAMP_COUNTER MSR, the IA32_TSC_ADJUST MSR is maintained separately for each logical processor. A logical processor maintains and uses the IA32_TSC_ADJUST MSR as follows:

- On RESET, the value of the IA32_TSC_ADJUST MSR is 0.
- If an execution of WRMSR to the IA32_TIME_STAMP_COUNTER MSR adds (or subtracts) value X from the TSC, the logical processor also adds (or subtracts) value X from the IA32_TSC_ADJUST MSR.
- If an execution of WRMSR to the IA32_TSC_ADJUST MSR adds (or subtracts) value X from that MSR, the logical
 processor also adds (or subtracts) value X from the TSC.

Unlike the TSC, the value of the IA32_TSC_ADJUST MSR changes only in response to WRMSR (either to the MSR itself, or to the IA32_TIME_STAMP_COUNTER MSR). Its value does not otherwise change as time elapses. Software seeking to adjust the TSC can do so by using WRMSR to write the same value to the IA32_TSC_ADJUST MSR on each logical processor.

Intel TDX

```
// We read TSC below. Compare IA32_TSC_ADJUST to the value sampled on TDHSYSINIT
// to make sure the host VMM doesn't play any trick on us.
IF_RARE (ia32_rdmsr(IA32_TSC_ADJ_MSR_ADDR) != global_data_ptr->plt_common_config.ia32_tsc_adjust)
{
    return_val = api_error_with_operand_id(TDX_INCONSISTENT_MSR, IA32_TSC_ADJ_MSR_ADDR);
    TDX_ERROR("Inconsistent IA32_TSC_ADJUST_MSR!\n");
    goto EXIT_FAILURE;
}
```

src/td_transitions/tdh_vp_enter.c lines 314-321.

- Clock advances monotonically with fixed frequency
- Guest has direct access, but can be interrupted
- $\rightarrow T_3$

Source: Intel® Trust Domain Extension (Intel® TDX) Module. Version 1.0.01.01.

T₁ No rollback T₂ Consistent frequency T₃ Known delay T₄ Interrupt prevention

AMD SEV

15.36.18 Secure TSC

SNP-active guests may choose to enable the Secure TSC feature through SEV_FEATURES bit 9 (SecureTscEn). When enabled, Secure TSC changes the guest view of the Time Stamp Counter when

read by the guest via either the TSC MSR, RDTSC, or RDTSCP instructions. The TSC value is first scaled with the GUEST_TSC_SCALE value from the VMSA and then is added to the VMSA GUEST_TSC_OFFSET value. The P0 frequency, TSC_RATIO (C001_0104h) and TSC_OFFSET (VMCB offset 50h) values are not used in the calculation.

- Secure offset and scale parameters
- ? Unclear whether TSC manipulations can be detected
- $\rightarrow T_1$?

Source: AMD64 Architecture Programmer's Manual Volume 2: System Programming. Version 3.40.

T₁ No rollback T₂ Consistent frequency T₃ Known delay T₄ Interrupt prevention 2022 IEEE Symposium on Security and Privacy (SP)

RT-TEE: Real-time System Availability for Cyber-physical Systems using ARM TrustZone

Jinwen Wang, Ao Li, Haoran Li, Chenyang Lu, Ning Zhang Washington University in St. Louis, MO, USA

ARM Trustzone

To bridge this gap, we present RT-TEE, a real-time trusted execution environment. There are three key research challenges. First, RT-TEE bootstraps the ability to ensure availability using a minimal set of hardware primitives on commodity embedded platforms. Second, to balance real-time performance and scheduler complexity, we designed a policy-based event-driven hierarchical scheduler. Third, to mitigate the risks of having device drivers in the secure environment, we designed an I/O reference monitor that leverages software sandboxing and driver debloating to provide fine-grained access control on peripherals while minimizing the trusted computing base (TCB).

 $\bullet\,$ Secure world can control scheduling and I/O

 $\rightarrow T_4$

T₁ No rollback T₂ Consistent frequency T₃ Known delay T₄ Interrupt prevention

ARM CCA



Source: Realm Management Monitor specification. Version 1.0-eac1.

ARM CCA

A6.2 Realm timers

	This section describes the programming model for Realm EL1 timers.					
R _{LKNDV}	Architectural timers are available to a Realm and behave according to their architectural specification.					
R _{YWXTJ}	During Realm execution, if a Realm EL1 timer asserts its output, a Realm exit occurs.					
${\tt I}_{\rm VFYJV}$	If the Host has programmed an EL1 timer to assert its output during Realm execution, that timer output is not guaranteed to assert.					
$R_{\rm FKCHX}$	If the Host has programmed an EL2 timer to assert its output during Realm execution, that timer output is guaranteed to assert.					
R_{RJZRP}	Both the virtual and physical counter values are guaranteed to be monotonically increasing when read by a Realm, in accordance with the architectural counter behavior.					
R_{JSMQP}	When read by a Realm, either the virtual or physical counter returns the same value at a given point in time on a given PE.					
X _{YCDMW}	In order to ensure that the Realm has a consistent view of time, the virtual timer offset must be fixed for the lifetime of the Realm. The absolute value of the virtual timer offset is not important, so the value zero has been chosen for simplicity of both the specification and the implementation.					

Source: Realm Management Monitor specification. Version 1.0-eac1.

ARM CCA

and register save / restore sequences to manage Realms. At the same time, the RMM is much simpler than a typical hypervisor because it does not do any of the following:

- Dynamic resource allocation
- Make scheduling decisions
- Manage interrupts
- Provide complex device emulation

Instead, the RMM relies on the Non-secure hypervisor (the Host) to provide this functionality, and its own activities are limited to only those required to protect the confidentiality and integrity of Realms. As a result, its implementation can be much smaller than a typical bare-metal hypervisor.

- Clock cannot be influenced by attacker
- Untrusted hypervisor controls scheduling and interrupts

 $\rightarrow T_3$

Source: Arm Confidential Compute Architecture Software Stack Guide. Version r1p0.

T₁ No rollback T₂ Consistent frequency T₃ Known delay T₄ Interrupt prevention

Intel SGX	TPM	Intel TDX	AMD SEV	ARM TrustZone	ARM CCA
$T_1 - T_4$	$T_1 - T_4$	T ₃	T ₁ (?)	T_4	T_3

 T_1 No rollback T_2 Consistent frequency T_3 Known delay

 T_4 Interrupt prevention

About time for Q&A!

- Time does not exist in enclaves
- Not all tasks need the best time
- Different TEEs provide different levels of enclave time
- Intel TDX and ARM CCA will perform surprisingly well (both T₃ time)



T₁ No rollback
T₂ Consistent frequency
T₃ Known delay
T₄ Interrupt prevention